



. ;

Fig. 1c





ŧД
=
ΪIJ
٠Į
Ψ.
<u>:</u> :
ŀ≐
I
ΪŲ
ļŪ
ij
Ū

ķ	Deco	Deco CC CC CO Property CS CC				le S?		
I-TLB property bits				Interpretation	Instructions sen	Collect profile trace-packets?	Probe for translated code	VO memory reference exceptions
00	Тар	Тар	no	Native code observing native RISCy calling conventions	Native decoder	No	No	Fault if SEG.tio
01	Тар	x86	no	Native code observing x86 calling conventions	Native decoder	No	No	Fault if SEG.tio
10	x86	x86	по	x86 code, unprotected - <i>TAX!</i> profile collection only	x86HW converter	If enabled	No	Trap if profiling
11	x86	x86	yes	x86 code, protected - TAX! code may be available	x86HW converter	If enabled	Based on I- TLB probe attributes	Trap if profiling

180, 182 184, 186

184

Fig. Za Significance of the I-TLB property bits

1204


	Transition (source => dest) ISA & CC property values	Handler Action
12~	00 => 00	No transition exception
214 2	00 => 01	VECT_xxx_X86_CC exception - handler converts from native to x86 conventions
2162	00 => 1x	VECT_xxx_X86_CC exception - handler converts from native to x86 conventions, sets up expected emulator and profiling state
2182	01 => 00	VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions
2202	01 => 01	No transition exception
2222	01 => 1x	VECT_X86_ISA exception [conditional based on PCW.X86_ISA_ENABLE flag] - sets up expected emulator and profiling state
2242	1x => 00	VECT_xxx_TAP_CC exception - handler converts from x86 to native conventions
226z	1x => 01	VECT_TAP_ISA exception [conditional based PCW.TAP_ISA_ENABLE flag] - no convention conversion necessary
228-	1x => 10	No transition exception - [profile complete possible, probe possible]
230-	1x => 11	No transition exception - [profile complete possible, probe NOT possible]

Fig.Zb

ISA & CC transition exception flow

	name	description	type
2422	VECT_call_X86_CC	push args, return address, set up x86 state	fault on target instruction
2442	VECT_jump_X86_CC	set up x86 state	fault on target instruction
2462	VECT_ret_no_fp_X86_CC	return value to eax:edx, set up x86 state	fault on target instruction
2482	VECT_ret_fp_X86_CC	return value to x86 fp stack, set up x86 state	fault on target instruction
250-	VECT_call_TAP_CC	x86 stack args, return address to registers	fault on target instruction
252-	VECT_jump_TAP_CC	x86 stack args to registers	fault on target instruction
2542	VECT_ret_no_fp_TAP_CC	return value to RV0	fault on target instruction
2562	VECT_ret_any_TAP_CC	return type unknown, setup RV0 and RVDP	fault on target instruction

Fig. 2c CC transition exceptions






Fig. 3b




Fig.3c




Fig. 3d




Fig. 3e

.

406036_1




Fig. 3g

-320 X86-to-Tapestry transition exception handler // This handler is entered under the following conditions: // 1. An x86 caller invokes a native function // 2. An x86 function returns to a native caller // 3. x86 software returns to or resumes an interrupted native function following an external asynchronous interrupt, a processor exception, or a context switch dispatch on the two least-significant bits of the destination address // calling a native subprogram case "00" // copy linkage and stack frame information and call parameters from the memory // stack to the analogous Tapestry registers 322 $LR \leftarrow [SP++]$ // set up linkage register $AP \leftarrow SP$ // address of first argument ~ 324 // allocate return transfer argument area $SP \leftarrow SP - 8$ // round the stack pointer down to a 0 mode 32 boundary - 327 $SP \leftarrow SP \& (-32)$ // inform callee that caller uses X86 calling conventions -328 $XD \leftarrow 0$ // resuming an X86 thread suspended during execution of a native routine case "01" if the redundant copies of the save slot number in EAX and EDX do not match or if the redundant copies of the timestamp in EBX:ECX and ESI:EDI do not match { // some form of bug or thread corruption has been detected goto TAPESTRY CRASH SYSTEM(thread-corruption-error-code) ~ 372 save the EBX:ECX timestamp in a 64-bit exception handler temporary register (this will not be overwritten during restoration of the full native context) -- 374 use save slot number in EAX to locate actual save slot storage restore full entire native context (includes new values for all x86 registers) - 375 if save slot's timestamp does not match the saved timestamp { ~ 376 // save slot as been reallocated; save slot exhaustion has been detected goto TAPESTRY_CRASH_SYSTEM(save-slot-overwritten-error-code) ~ 377 free the save slot ~ 378 case "10" // returning from X86 callee to native caller, result already in registers // in case result is 64 bits ~ 333 $RV0<63:32> \leftarrow edx<31:00>$ convert the FP top-of-stack value from 80 bit X86 form to 64-bit form in RVDP ~ 334 // restore SP from time of call ~ 337 $SP \leftarrow ESI$ // returning from X86 callee to native caller, load large result from memory case "11" RV0..RV3 ← load 32 bytes from [ESI-32] // (guaranteed naturally aligned) ~330 // restore SP from time of call ~ 337 $SP \leftarrow ESI$ } $EPC \leftarrow EPC \& -4$ // reset the two low-order bits to zero ~ 336 RFE ~ 338

Fig. 3h

```
Tapestry-to-X86 transition exception handler
     // This handler is entered under the following conditions:
     // 1. a native caller invokes an x86 function
     // 2, a native function returns to an x86 caller
     switch on XD<3:0> { ~ 341
     XD RET FP:
                                      // result type is floating point
          F0/F1 ← FINFLATE.de( RVDP ) // X86 FP results are 80 bits
          SP \leftarrow from RXA save
                                             // discard RXA, pad, args
         FPCW ← image after FINIT & push // FP stack has 1 entry
          goto EXIT
                                             // store result to @RVA, leave RVA in eax
     XD_RET_WRITEBACK:
         RVA \leftarrow from RXA save
                                             // address of result area
         copy decode(XD<8:4>) bytes from RV0..RV3 to [RVA]
         eax \leftarrow RVA
                                             // X86 expects RVA in eax
         SP \leftarrow from RXA save
                                             // discard RXA, pad, args
         FPCW ← image after FINIT
                                                    // FP stack is empty
goto EXIT
     XD_RET_SCALAR:
                                     // result in eax:eda
         edx<31:00> \leftarrow eax<63:32>
                                             // in case result is 64 bits
         SP \leftarrow from RXA save
                                             // discard RXA, pad, args
         FPCW ← image after FINIT
                                                    // FP stack is empty
         goto EXIT
1
XD_CALL_HIDDEN_TEMP: // allocate 32 byte aligned hidden temp
         esi \leftarrow SP
                                            // stack cut back on return
         SP \leftarrow SP - 32
                                            // allocate max size temp
         RVA \leftarrow SP
                                            // RVA consumed later by RR
                                            // flag address for return & reload ~ 345
         LR < 1:0> \leftarrow "11"
         goto CALL_COMMON
     default:
                                     // remaining XD_CALL_xxx encodings
         esi ← SP
                                            // stack cut back on return
         LR<1:0> ← "10"
                                            // flag address for return
 CALL COMMON:
         interpret XD to push and/or reposition args
                                                         ~ 347
         [--SP] \leftarrow LR
                                            // push LR as return address
EXIT:
         setup emulator context and profiling ring buffer pointer
     RFE ~ 349
                                            // to original target
}
```

Fig. 3i

```
interrupt/exception handler of Tapestry operating system:
```



// Control vectors here when a synchronous exception or asynchronous interrupt is to be // exported to / manifested in an x86 machine.

```
// The interrupt is directed to something within the virtual X86, and thus there is a possibility
// that the X86 operating system will context switch. So we need to distinguish two cases:
     either the running process has only X86 state that is relevant to save, or
    there is extended state that must be saved and associated with the current machine context
//
        (e.g., extended state in a Tapestry library call in behalf of a process managed by X86 OS)
if execution was interrupted in the converter – EPC.ISA == X86 {
        // no dependence on extended/native state possible hence no need to save any
        goto EM86 Deliver Interrupt(interrupt-byte)
} else if EPC.Taxi Active {
        // A Taxi translated version of some X86 code was running. Taxi will rollback to an
                                                                                                         353
        // x86 instruction boundary. Then, if the rollback was induced by an asynchronous external
        // interrupt Taxi will deliver the appropriate x86 interrupt. Else, the rollback was induced
        // by a synchronous event so Taxi will resume execution in the converter, retriggering the
        // exception but this time will EPC.ISA == X86
        goto TAXi Rollback( asynchronous-flag, interrupt-byte )
Gelse if EPC.EM86 {

"The emulator

"conditions ar

"to deliver ext
        // The emulator has been interrupted. In theory the emulator is coded to allow for such
                                                                                                        354
        // conditions and permits re-entry during long running routines (e.g. far call through a gate)
        // to deliver external interrupts
goto EM86 Deliver Interrupt(interrupt-byte)
i else {
Ē
        // This is the most difficult case – the machine was executing native Tapestry code on
        // behalf of an X86 thread. The X86 operating system may context switch. We must save
ŀ≟
        // all native state and be able to locate it again when the x86 thread is resumed.
ľU
                                                                                                           360
        allocate a free save slot; if unavailable free the save slot with oldest timestamp and try again
Ű
        save the entire native state (both the X86 and the extended state)
ij
        save the X86 EIP in the save slot
        overwrite the two low-order bits of EPC with "01" (will become X86 interrupt EIP) ~ 363
       store the 64-bit timestamp in the save slot, in the X86 EBX:ECX register pair (and,
               for further security, store a redundant copy in the X86 ESI:EDI register pair)
        store the a number of the allocated save slot in the X86 EAX register (and, again for
               further security, store a redundant copy in the X86 EDX register)
       goto EM86_Deliver_Interrupt(interrupt-byte) ~ 369
}
```

350 A

Fig. 3j




Fig. 8c

```
typedef struct {
                                    // pointer to next-most-recently-allocated save slot 7
    save slot t*
                     newer;
    save_slot_t *
                     older;
                                    // pointer to next-older save slot
    unsigned int64
                                    // saved exception PC/IP
                     epc;
    unsigned int64
                                    // saved exception PCW (program control word)
                     pcw;
                     registers[63]; // save the 63 writeable general registers
    unsigned int64
                                    // other words of Tapestry context
    timestamp t
                     timestamp;
                                    // timestamp to detect buffer overrun ~ 358
                     save_slot_ID; // ID number of the save slot ~ 357
    int
    boolean
                     save_slot is full;
                                           // full / empty flag ~ 359
} save_slot_t;
save_slot t *
                     save slot head;
                                           // pointer to the head of the queue ~ 379 a
save_slot_t *
                     save_slot_tail;
                                           // pointer to the tail of the queue
```

system initialization

reserve several pages of unpaged memory for save slots

Fig. 3k

Fig. 31





Fig.3m







Fig. 30




7 entry trace packet

	Entry	Event Code	Done Addr	Next Addr			
- {		64	bit time stamp				
)	1	ret	x86 context	phys X:f	~ 430		
	2	new page	phys Y:g	phys Y:h	~ 4 3 0 ~ 440, 454		
	1	1	3	jcc forward	phys Y:i	phys Y:k	~ 440
		4	jnz backward	phys Y:1	phys X:a	~440	
	_5	seq; env change	x86 context	phys X:b	~430		
	6	ip-rel near call	phys X:c	phys Z:d	~ 440		
	7	near ret	phys Z:e	phys X:f	~440		

Fig.42

		_				\$	100	418	읭	612			
			Source	Code 402	Event .	Reuse event code	Profileable event	Initiate packet	Probeable event	Probe event bit - ITLB probe attribute or Emulator probe			
		7		0.0000	Default (x86 transparent) event, reuse all converter values	yes	都能	Pho					
	1	(I	Γ	0.0001	Simple x86 instruction completion (reuse event code)	yes		no					
	412	{ I		0.0010	Probe exception failed	yes		no	r	euse event			
	1	H		0.0011	Probe exception failed, reload probe timer	yes		NO					
	- 1.	"]] [0.0100	flush event	no	no	no	по	<u>-</u>			
	- 1		KFE (Context_at_Point entry)	0.0101	Sequential; execution environment changed - force event	no	yes	по	no	•			
	1		o n	0.0110	Far RET	no	yes	yes	no	•			
	410	- [֓֡֡֞֜֞֜֜֡֓֓֓֓֡֓֡֓֡֓֓֡֡֡֡֡֡	0.0111	IRET	no	yes	no	no	-			
)	1	ijſ	0.1000	Far CALL	no	yes	yes	yes	Far call			
				0.1001	Far JMP	no	yes	yes	no	-			
			ي ا	0.1010	Special; emulator execution, supply extra instruction data ^a	no	yes	по	no	•			
=	- 1		\ \{\frac{1}{2}}	0.1011	Abort profile collection	no	no	no	no	-			
		1		0.1100	x86 synchronous/asynchronous interrupt w/probe (GRP 0)	no	yes	yes	yes	Emulator probe			
	1				0.1101	x86 synchronous/asynchronous interrupt (GRP 0)	no	yes	yes	no	-		
U	l					0.1110	x86 synchronous/asynchronous interrupt w/probe (GRP 1)	no	yes	yes	yes	Emulator probe	
⊒				0.1111	x86 synchronous/asynchronous interrupt (GRP 1)	no	yes	yes	no	-			
AND	1			1.0000	IP-relative JNZ forward (opcode: 75, 0F 85)	no	yes	yes	no	-			
E	- 1	1	ntry)	Γ	1.0001	IP-relative JNZ backward (opcode: 75, 0F 85)	по	yes	yes	yes	Jnz		
•	1				1.0010	IP-relative conditional jump forward - (Jcc, Jcxz, loop)	no	yes	yes	по	•		
≟	1				1	Γ	1.0011	IP-relative conditional jump backward - (Jcc, Jcxz, loop)	no	yes	yes	yes	Cond jump
	1			2	1.0100	IP-relative, near JMP forward (opcode: E9, EB)	no	yes	yes	no	. •		
)	I. 9	וני	1.0101	IP-relative, near JMP backward (opcode: E9, EB)	no	yes	yes	yes	Near jump			
			So	1.0110	RET/ RET imm16 (opcode C3, C2/w)	no	yes	yes	no	-			
	404			1.0111	IP-relative, near CALL (opcode: E8)	no	yes	yes	yes	Near call			
	707			1.1000	REPE/REPNE CMPS/SCAS (opcode: A6, A7, AE, AF)	no	yes	no	no	•			
	1			1.1001	REP MOVS/STOS/LDOS (opcode: A4, A5, AA, AB, AC, AD)	no	yes	no	no	-			
	1			1.1010	Indirect near JMP (opcode: FF /4)	no	yes	yes	no	-			
		5	3	1.1011	Indirect near CALL (opcode: FF /2)	no	yes	yes	yes	Near call			
				1.1100	load from I/O memory (TLB.asi != 0) { not used in T1 }	no	yes	no	no				
				1.1101	available for expansion	No	Nο	no	no				
	- 1			1.1110	Default converter event; sequential 406	no	no	no	no	•			
	(\lfloor		1.1111	New page (instruction ends on last byte of a page frame or straddles across a page frame boundary)	no	yes	no	no	•			

a. Used by emulator for new x86 opcodes. Extra information supplied in Taxi_Control.special_opcode bits.




First Byte Offset 445 ကက **60 4** വ က ထ ကထ ოთ Done: 4 W 到 40 Done: Last Byte Page Frame # 4 O ပ ဝ S T 50 က က **04** ດນ က တ 57 က ထ မှ မ Done: Length [always > 0] 80 **⊕** -- 90 စက

<u>主</u>

图	00
ائة 4.	0-
fset	00
19	Om
Ø	04
BA	ဝဖ
ा ह	ဝဖ
First	01
	ဝထ
<u> ě</u>	ဝ၈
-	0
-	
81-	
H-	- ω
#	-4
me	- 2
je Frame #	- 6
9	-
ag	-∞
Д.	~ 6
/te	70
B.	4
First	77
山	760
Χ̈́	04
Ne	4 m
	7
	ur 4
16	0,00
erter ent	00
	m O
	ω ←

Fig. 4c) Near_Edge profile trace-packet entry

, į



16

F.g. 4F

01/11/99 1:42 PM

632 **6**0 00 Packet_Reg_First ოო 0-Constant J 476 L භ **4** 00 0 က ကဟ ကဖ 04 Timer_Reload 67 020 Fig. 48 Taxi_Control processor register 460 ကထ ဝဖ Packet_Reg_Last ٥٨ ოთ 1478 0 & 40 00 40 Probe_ 4 W -0 ব ব Special_opcode 46 40 14741 41 Reload Constant 424 40 4 O --∞ တလ \leftarrow sizes \rightarrow \leftarrow modes \rightarrow wws **∽** - თ Global TAX! enables real 50 00 ~-**38v** ကက 22 zəd **6**4 zud 26 ດນ 7487 0500 တည Profile_Timer_ reos 25 40 0sto ကထ 00 tsto ကတ 22 8911~ nubu ဖဝ 87 oif 9-**70** prof 92 ကဝ ဖက

- t- .

		00	
	 တ	0-	
0	L Re	90	
489	Packet_Reg	ဝက	
	g -	04	0 -
		20	4 Ø
	zq	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Taxi_State processor register
	zqu	0	ster
	Event_Code_Latch	Oω	regi
92	e_La -	ဝစ	sorı
4	Cod	-0	cess
484 487 486	ent l		pro
48	resettititeteese.	3 2 1	tate
4	zqш	− ε	ri_S
48		-4	Ta
	preq	£ 3	
	-	- 8	F.g.4h
620	ask	1	رق
1	W H	~∞	(1
·	Probe Mask	-6	•
		00	
		4 -	
ż	zqu	44	
		(4e)	
670	ecoded_Probe_Event	52	
9	<u> 8</u>	20	
	F-	72	
	pepc	C100	
82	Dec -	85	
QÕ	Constitution tests		


zqui

pact

၈၀

	_	
	00	
:	0+	
029	90	
9	ဝ၈	
_	04	
-] 	00	
me	00	<
Œ.	07	•
ŏ _r	0 &	
rot Jo	06	
<u>P</u> _	-0	
,		
-	- 2	
_	4-60	
_	-4	
-	– ზ	
	- 0	
	1	
\d_1	∞	
492	− 0	
_	00	
er	75	
E L	77	
	7 60	
ile	24	
rofil	25	
Р	87	
	7	
	82	
	85	
	3	
	e+-	

Fig. 4; Taxi_Timers processor register



taxi profile entry generation




Fig. 5b




Fig. 6a

Event code from RFE restarting converter or mapping of converter's x86 opcode

RFE or previous converter cycle




Fig. 6b

As each event occurs during execution of an X86 program in converter 136 or emulator 316, materialize an event code in event code latch 486, 487 PLA 650 processes the event code to produce at most one of five classifications **650**: of the event, "jnz" 660, "conditional jump" 661, "near jump" 662, "near call" 663, "far call" 664, or "emulator probe" 665 The bit 660-665 is ANDed with the probe page properties 624 from TLB 116 **670**: and Taxi State. Probe Mask 620 OR together the products of the ANDs. The sum of the OR represents the 672: predicate "the event code 592 is an event on a page whose probeable event bit is currently enabled in Taxi State. Probe Mask 620 and the TLB copy of the PFAT page properties." \mathcal{D} 674: AND the sum of the OR together with several machine context predicates to see if this is a probeable event Consult the bit vector to verify that the probeable event is in an address range with a corresponding translated code segment **₽** ₹ Execute a TAXi instruction to materialize a Context At Point entry describing the current machine state, to supply arguments to the probe exception handler Deliver a probe exception to transfer control to the software exception handler X86 convertor <u>}:≟</u> Probe PIPM 602 for an entry 640 corresponding to the address of the target of the event Ü was a PIPM entry found? mismatch ıΠ Evaluate/verify the preconditions from integer portion 686 of PIPM 602 entry 640 Evaluate/verify the preconditions from floating-point portion 688 of PIPM 602 entry 640, and if mismatching, unload floating-point context and reload it to conform to PIPM mask bit probe c lear Transfer control to the TAXi translated native code execution of x86 binary in converter 136

Fig. 6c




FIGURE 7b DMU interface




FIGURE 7c The 64-bit DMU Status register




Fig. 7d




FIGURE Te Sector match logic




FIGURE of SMR allocation




FIGURE 79 MPF update logic






FIGURE 7h DMU_Status read



Command	Bit	Meaning
Bit	Position	DMU Fnable flag
D	5	Disable monitoring of DMA writes by clearing the DMU Enable flag
	4	Enable monitoring of DMA writes by setting the DMU Enable flag
R	3	Reset all SMRs: clear all A and MPF bits and clear the DMU Overrun flag
A ·	2	Allocate an inactive SMR on a failed search
M	1	Allow MPF modifications
X	0	New MPF bit value to record on successful search (or allocation)

Fig. 7j 3 DMU Commands

M	X	Action
0	-	Inhibit modification of the MPF bit
1	0	Clear the corresponding MPF bit
1	1	Set the corresponding MPF bit



<u>Size</u>	Bit(s)	<u>Name</u>	Function
1	63	SEG.EN	enables segment limit/protection checking
1	62	SEG.PR	chooses which protection bits to use for page table protection - (0 means PSW.UK or 1 means MISC.UK)
3	61:59	SEG.AS SEG.EXT	address space (only used when SEG.PAGE is 0) address space extension (only used when SEG.PAGE is 1)
3	58:56	SEG.RWX	<pre>read/write/execute '1' means enabled - all 000 means it's an invalid segment</pre>
1	55	SEG. PAGE	<pre>enables the paging system (translation and checking)</pre>
1	54	SEG.B	segment size (1 means 32-bit, 0 means 16-bit)
1	53	SEG.D	segment direction (0 means expand up)
1	52	SEG.G	size of limit (1 means it's in 4k pages)
20	51:30	SEG.LIMIT	segment limit
32	31:0	SEGRASE	segment base

Fig. 82

